

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
22 August 2002 (22.08.2002)

PCT

(10) International Publication Number  
**WO 02/065511 A2**

(51) International Patent Classification<sup>7</sup>: **H01L 21/00**

(21) International Application Number: PCT/US02/02235

(22) International Filing Date: 25 January 2002 (25.01.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
09/783,423 14 February 2001 (14.02.2001) US

(71) Applicant: **ADVANCED MICRO DEVICES, INC.**  
[US/US]; One AMD Place, Mail Stop 68, Sunnyvale, CA  
94088-3453 (US).

(72) Inventors: **LANSFORD, Jeremy, S.**; 6103 Abilene Trail,  
Austin, TX 78749 (US). **FAULK, Laura**; 6103 Abilene  
Trail, Austin, TX 78749 (US).

(74) Agent: **DRAKE, Paul, S.**; Advanced Micro Devices, Inc.,  
5204 East Ben White Boulevard, Mail Stop 562, Austin,  
TX 78741 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,  
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,  
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,  
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,  
MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI,  
SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA,  
ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR,  
GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent  
(BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR,  
NE, SN, TD, TG).

**Published:**

— without international search report and to be republished  
upon receipt of that report

For two-letter codes and other abbreviations, refer to the "Guid-  
ance Notes on Codes and Abbreviations" appearing at the begin-  
ning of each regular issue of the PCT Gazette.

(54) Title: METHOD AND APPARATUS FOR CONTROLLING ETCH SELECTIVITY



(57) Abstract: A method for controlling an etch process comprises providing a wafer having at least a first layer and a second layer formed over the first layer. The thickness of the second layer is measured. An etch selectivity parameter is determined based on the measured thickness of the second layer. An operating recipe of an etch tool (130) is modified based on the etch selectivity parameter. A processing line (100) includes an etch tool (130), a first metrology tool (120), and a process controller (150). The etch tool (130) is adapted to etch a plurality of wafers (110) based on an operating recipe, each wafer (110) having at least a first layer and a second layer formed over the first layer. The first metrology tool (120) is adapted to measure a pre-etch thickness of the second layer. The process controller (150) is adapted to determine an etch selectivity parameter based on the measured pre-etch thickness of the second layer and modify the operating recipe of the etch tool (130) based on the etch selectivity parameter.

WO 02/065511 A2

## METHOD AND APPARATUS FOR CONTROLLING ETCH SELECTIVITY

### TECHNICAL FIELD

This invention relates generally to the field of semiconductor device manufacturing and, more particularly, to a method and apparatus for controlling etch selectivity.

### BACKGROUND ART

There is a constant drive to reduce the size, or scale, of semiconductor devices, such as transistors, to increase the overall speed of the device incorporating such transistors. A conventional integrated circuit device, such as a microprocessor, is typically comprised of many millions of transistors formed above the surface of a semiconductive substrate.

Many modern integrated circuit devices are very densely packed, *i.e.*, there is very little space between the transistors formed above the substrate. The manufacture of semiconductor devices requires a number of discrete process steps to create a packaged semiconductor device from raw semiconductor material. The various processes include the initial growth of the semiconductor material, the slicing of the semiconductor crystal into individual wafers, the fabrication stages (etching, doping, ion implanting, or the like), and the packaging and final testing of the completed device.

Among the important aspects in semiconductor device manufacturing are rapid thermal annealing (RTA) control, chemical-mechanical polishing (CMP) control, etch control, and overlay control. As technology advances facilitate smaller critical dimensions for semiconductor devices, the need for reduction of errors increases dramatically. Proper formation of sub-sections within a semiconductor device is an important factor in ensuring proper performance of the manufactured semiconductor device. Critical dimensions of the sub-sections generally have to be within a predetermined acceptable margin of error for semiconductor devices to be within acceptable manufacturing quality.

Generally, most features on a semiconductor device are formed by depositing layers of material (*e.g.*, conductive or insulative) and patterning the layers using photolithography and etch processes. There are many variables that affect the accuracy and repeatability of the etch processes used to form the features. One particular etch process involves a plasma etch that removes a portion of an upper layer formed on the wafer. Although the plasma etch is primarily an anisotropic etch, it does have an isotropic component. During the etch, reactants in the plasma form a polymer byproduct that deposits on the surfaces exposed to the plasma, including the features being etched. Polymer that forms on sidewalls of the feature being etched is not removed by the anisotropic component of the etch. Typically, a halocarbon gas (*i.e.*, containing a halogen such as chlorine or fluorine and a hydrocarbon group) is used in the etch process. Ions of hydrocarbon groups are generated in the plasma and accelerated toward the surface of the wafer to perform the anisotropic etch. The anisotropic etch component also removes the polymer buildup on the surfaces perpendicular to the ion flux. Halogenated radicals, also generated in the plasma, have an isotropic chemical etching effect that removes the surface film where the polymer has been "sputtered" away. The isotropic etch component also affects the sidewall surfaces, but to a lesser degree than the more "flat" surfaces.

After the desired layer has been removed, the plasma etch process typically etches the underlying layer to some degree. For example, during the formation of a transistor, a polysilicon layer is formed over a silicon dioxide layer. The polysilicon is subsequently etched using an anisotropic plasma etch to form a transistor gate

electrode. The silicon dioxide is also partially etched during the etching of the polysilicon. Similar etching of the underlying layer is also evident in plasma etches of silicon nitride over silicon dioxide, for example. Variations in the incoming thickness of the upper and underlying layers and in the selectivity of the upper and underlying layers to the plasma etch process (*i.e.*, etch rates for the different materials in the upper and underlying layers are different) result in deviations in the post-etch thickness of the underlying layer from a target post-etch thickness. These post-etch thickness deviations, in turn, may cause corresponding variations in the properties of the device and its performance. Minimizing post-etch thickness variations is particularly important in the formation of features such as polysilicon gate electrodes and local interconnect structures.

The present invention is directed to overcoming, or at least reducing the effects of, one or more of the problems set forth above.

### DISCLOSURE OF INVENTION

One aspect of the present invention is seen in a method for controlling an etch process. the method comprises providing a wafer having at least a first layer and a second layer formed over the first layer. The thickness of the second layer is measured. An etch selectivity parameter is determined based on the measured thickness of the second layer. An operating recipe of an etch tool is modified based on the etch selectivity parameter.

Another aspect of the present invention is seen in a processing line including an etch tool, a first metrology tool, and a process controller. The etch tool is adapted to etch a plurality of wafers based on an operating recipe, each wafer having at least a first layer and a second layer formed over the first layer. The first metrology tool is adapted to measure a pre-etch thickness of the second layer. The process controller is adapted to determine an etch selectivity parameter based on the measured pre-etch thickness of the second layer and modify the operating recipe of the etch tool based on the etch selectivity parameter.

### BRIEF DESCRIPTION OF THE DRAWINGS

The invention may be understood by reference to the following description taken in conjunction with the accompanying drawings, in which like reference numerals identify like elements, and in which:

Figure 1 is a simplified block diagram of a processing line in accordance with one illustrative embodiment of the present invention;

Figure 2 is a simplified diagram of a neural network modeling system in accordance with one embodiment of the present invention; and

Figure 3 is a simplified flow diagram of a method for decreasing variations in gate electrode lengths in accordance with one illustrative embodiment of the present invention.

While the invention is susceptible to various modifications and alternative forms, specific embodiments thereof have been shown by way of example in the drawings and are herein described in detail. It should be understood, however, that the description herein of specific embodiments is not intended to limit the invention to the particular forms disclosed, but on the contrary, the intention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the appended claims.

### MODE(S) FOR CARRYING OUT THE INVENTION

Illustrative embodiments of the invention are described below. In the interest of clarity, not all features of an actual implementation are described in this specification. It will of course be appreciated that in the

development of any such actual embodiment, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which will vary from one implementation to another. Moreover, it will be appreciated that such a development effort might be complex and time-consuming, but would nevertheless be a routine undertaking for those of ordinary skill in the art having the benefit of this disclosure.

Referring now to Figure 1, a simplified diagram of a portion of an illustrative processing line 100 for processing wafers 110 in accordance with the present invention is provided. The processing line 100 includes a pre-etch metrology tool 120, an etch tool 130, a post-etch metrology tool 140, and a process controller 150. The process controller 150 receives data from the metrology tools 120, 140 and adjusts the operating recipe of the etch tool 130 to control etch selectivity and thereby reduce variations in the post-etch characteristics of the processed wafers 110.

An exemplary tool suitable for performing the functions of the etch tool 130 is a Rainbow 9400 plasma etch tool offered by Lam Research. The metrology tools 120, 140 are thickness measurement tools, such as Optiprobe thickness measuring tools offered by Thermawave, Inc. Although, distinct metrology tools 120, 140 are illustrated, a single tool may be used for the pre-etch and post-etch measurements. The metrology tools 120, 140 may be integrated with the etch tool 130. The process controller 150 contains an etch selectivity model of the etch tool 130. The model may be generated and/or updated based on input from the metrology tools 120, 140 of the actual pre-etch and post-etch thicknesses of an upper layer being etched and an underlying layer formed beneath the upper layer. There are many possible combinations of material for the upper layer and the underlying layer. Exemplary upper and underlying layer material pairs are polysilicon and silicon dioxide, silicon dioxide and silicon nitride, silicon nitride and silicon dioxide, *etc.*

In the illustrated embodiment, the process controller 150 is a computer programmed with software to implement the functions described. However, as will be appreciated by those of ordinary skill in the art, a hardware controller designed to implement the particular functions may also be used. Moreover, the functions performed by the process controller 150, as described herein, may be performed by multiple controller devices distributed throughout a system. Additionally, the process controller 150 may be a stand-alone controller, it may be resident on the etch tool 130, or it may be part of a system controlling operations in an integrated circuit manufacturing facility. Portions of the invention and corresponding detailed description are presented in terms of software, or algorithms and symbolic representations of operations on data bits within a computer memory. These descriptions and representations are the ones by which those of ordinary skill in the art effectively convey the substance of their work to others of ordinary skill in the art. An algorithm, as the term is used here, and as it is used generally, is conceived to be a self-consistent sequence of steps leading to a desired result. The steps are those requiring physical manipulations of physical quantities. Usually, though not necessarily, these quantities take the form of optical, electrical, or magnetic signals capable of being stored, transferred, combined, compared, and otherwise manipulated. It has proven convenient at times, principally for reasons of common usage, to refer to these signals as bits, values, elements, symbols, characters, terms, numbers, or the like.

It should be borne in mind, however, that all of these and similar terms are to be associated with the appropriate physical quantities and are merely convenient labels applied to these quantities. Unless specifically stated otherwise, or as is apparent from the discussion, terms such as "processing" or "computing" or "calculating" or "determining" or "displaying" or the like, refer to the action and processes of a computer

system, or similar electronic computing device, that manipulates and transforms data represented as physical, electronic quantities within the computer system's registers and memories into other data similarly represented as physical quantities within the computer system memories or registers or other such information storage, transmission or display devices.

5 An exemplary software system capable of being adapted to perform the functions of the process controller 140 as described is the Catalyst system offered by KLA-Tencor, Inc. The Catalyst system uses Semiconductor Equipment and Materials International (SEMI) Computer Integrated Manufacturing (CIM) Framework compliant system technologies and is based the Advanced Process Control (APC) Framework. CIM (SEMI E81-0699 - Provisional Specification for CIM Framework Domain Architecture) and APC (SEMI  
10 E93-0999 - Provisional Specification for CIM Framework Advanced Process Control Component) specifications are publicly available from SEMI.

The pre-etch metrology tool 120 measures the incoming thicknesses of the upper and underlying layers and provides the pre-etch thickness measurements to the process controller 150. Based on the pre-etch thickness measurements, the process controller 150 generates operating recipe parameters for controlling the  
15 etch selectivity of the etch tool 130. Controlling the etch selectivity controls the etch rates of the etch tool 130 for the materials of the upper and underlying layers, thus affecting their post-etch thicknesses. Post-etch thickness measurements provided by the post-etch metrology tool 140 may be used to update the etch selectivity model used by the process controller 150 to determine the operating recipe of the etch tool 130.

Exemplary factors that affect etch selectivity are temperature, pressure, and reactant gas composition.  
20 Generally, as temperature increases, less polymer byproduct is formed by the plasma reactants. This decrease in byproduct formation typically increases the isotropic etch rate of the plasma. As pressure is decreased, the energy of the ions increases, causing the polymer forming on the surfaces perpendicular to the etch to be removed more quickly. As a result, the anisotropic etch rate is increased.

A typical plasma reactive gas mixture includes one or more halocarbon gases, such as  $C_2F_8$ ,  $C_4F_8$ ,  
25  $CHF_3$ ,  $CF_4$ ,  $CCl_4$ , etc. Many other halocarbon gases are commonly used. The etch selectivity may be controlled by changing the ratio of halocarbon gas concentrations in the plasma. For example, consider a plasma including  $CHF_3$  and  $CF_4$ . In an example application, a silicon dioxide layer is formed by a TEOS deposition process, followed by a spin-on-glass (SOG) deposition and cure. The dielectric that is formed receives a planarization etch, where both the TEOS and SOG are exposed to the etching plasma. The relative  
30 etch rates of these films determine the degree of planarization of the resulting structure. By keeping the total flow rate of  $CHF_3$  and  $CF_4$  equal and varying the ratio of the two gases, the selectivity can be optimized. Increasing the ratio of  $CF_4$  flow to  $CHF_3$  flow increases the etchrate of TEOS relative to SOG. Likewise, decreasing the ratio increases the relative SOG etchrate. In an etching process with a higher  $CHF_3$  concentration, the rate of polymer formation is increased.

35 In changing the recipe of the etch tool 130, the process controller 150 may change a parameter or parameters within a baseline recipe or, alternatively, the process controller 150 may provide an entirely new recipe. The process controller 150 may update the recipe on a wafer-to-wafer basis, a lot-to-lot basis, or for each group of lots simultaneously processed in a single load.

The process controller 150 may change the recipe of the etch tool 130 in a feedback mode or in a  
40 feedforward mode of operation. In a feedback mode, the thickness measurements from the metrology tools 120,

140 may be used in conjunction with a target post-etch thickness to determine a new operating recipe for subsequently processed wafers. In a feedforward mode, the process controller 150 may receive incoming thickness measurements from the pre-etch metrology tool 120 and predict operating recipe parameters for controlling the etch selectivity. Subsequent post-etch measurements may be used to update the predictive model for subsequent wafers.

An etch selectivity model may be generated by the process controller 150, or alternatively, it may be generated by a different processing resource (not shown) and stored on the process controller 150 after being developed. The etch selectivity model may be developed using the etch tool 130 or using a different tool (not shown) having similar operating characteristics. For purposes of illustration, it is assumed that the etch selectivity model is generated and updated by the process controller 150 or other processing resource based on actual performance of the etch tool 130 as measured by the metrology tools 120, 140. The etch selectivity model is trained based on historical data collected from numerous processing runs of the etch tool 130. The etch selectivity model may be a relatively simple equation based model (e.g., linear, exponential, weighted average, etc.) or a more complex model, such as a neural network model, principal component analysis (PCA) model, or a projection to latent structures (PLS) model. The specific implementation of the model may vary depending on the modeling technique selected, and such specific implementation is well known to those of ordinary skill in the art.

The following example is provided as a high-level illustration of how an etch selectivity model of the etch tool 130 may be generated. The specific implementation of the etch selectivity model may vary depending on the modeling technique selected, and such specific implementation is well known to those of ordinary skill in the art. Thus, for clarity and ease of illustration, such specific details are not described in greater detail herein.

Turning briefly to Figure 2, a simplified diagram of a neural network 200 is provided. The neural network 200 includes an input layer 210, a hidden layer 220, and an output layer 230. The input layer 210 receives those input values deemed appropriate for modeling the etch selectivity of the etch tool 130. In the illustrated embodiment, the incoming upper and underlying layer thickness measurements, as measured by the metrology tools 120, 140, are received as inputs, although other inputs may also be used. The hidden layer 220 "learns" the effects that recipe parameters in the operating recipe of the etch tool 130 have on determining the post-etch thicknesses of the underlying layer during a training procedure by which the neural network 200 is exposed to historical performance data of the etch tool 130 or a similar etch tool (not shown). The hidden layer 220 weights each of the inputs and/or combinations of the inputs to predict future performance. Through analysis of historical data, the weighting values are changed to try to increase the success at which the model predicts the future performance. The output layer 230 distills the manipulation of the hidden layer 220 to generate a prediction of, for example, the temperature, pressure, and/or reactant gas composition required to perform the etch and arrive at a target post-etch thickness for the underlying layer.

Once the model is sufficiently trained, it may be used in a production environment to predict the operation of etch tool 130 based on current input value measurements. Based on the results predicted by the neural network 200, the deposition control parameters are predicted, and the operating recipe of the etch tool 130 is modified accordingly. In the production environment, periodic measurements from the post-etch metrology tool 140 are provided as feedback to the process controller 150 for updating the etch selectivity model.

Referring now to Figure 3, a flow diagram of a method for controlling etch selectivity in an etch tool 130 is provided. In block 300, a wafer having first and second layers is provided. The second layer is formed over the first layer. The wafer is patterned to expose at least a portion of the second layer in block 310. In block 320, the thickness of the second layer is measured. In one embodiment, the thickness of the first layer may also be measured. In block 330, etch selectivity parameters are determined based on the thickness of the second layer (*i.e.*, and based on the thickness of the first layer if so measured). Determining the etch selectivity parameters may be accomplished using a feedforward predictive modeling technique, or, alternatively using a feedback technique. In block 340, at least the first layer is etched based on the etch selectivity parameters. In the feedforward mode, the etching is performed for the current wafer. In the feedback mode, the etching is performed on subsequent wafers.

Controlling etch selectivity as described above reduces the post-etch thickness variations in the underlying layer, hence, giving rise to a more stable, repeatable process. By using real-time control models to effect the variation reduction, the throughput of the processing line 100 and the quality of the end product may be increased. Increased throughput and reduced variation lead directly to increased profitability.

The particular embodiments disclosed above are illustrative only, as the invention may be modified and practiced in different but equivalent manners apparent to those skilled in the art having the benefit of the teachings herein. Furthermore, no limitations are intended to the details of construction or design herein shown, other than as described in the claims below. It is therefore evident that the particular embodiments disclosed above may be altered or modified and all such variations are considered within the scope and spirit of the invention. Accordingly, the protection sought herein is as set forth in the claims below.

## CLAIMS

1. A method for controlling an etch process, comprising:

providing a wafer having at least a first layer and a second layer formed over the first layer;  
measuring the thickness of the second layer;

determining an etch selectivity parameter based on the measured thickness of the second layer; and  
modifying an operating recipe of an etch tool (130) based on the etch selectivity parameter.

2. The method of claim 1, further comprising measuring the thickness of the first layer, wherein  
determining the etch selectivity parameter comprises determining the etch selectivity parameter based on the  
measured thickness of the first layer.

3. The method of claim 1, further comprising etching at least the second layer based on the  
operating recipe.

4. The method of claim 1, wherein determining the etch selectivity parameter comprises  
determining at least one of a temperature, a pressure, and a ratio of the concentrations of two reactive gases.

5. The method of claim 3, further comprising:

etching at least a portion of the first layer based on the operating recipe;

measuring the thickness of a remaining portion of the first layer;

comparing the measured thickness of the remaining portion to a target thickness; and

modifying the operating recipe of the etch tool (130) based on a difference between the measured  
thickness of the remaining portion and the target thickness.

6. A processing line (100), comprising:

an etch tool (130) adapted to etch a plurality of wafers (110) based on an operating recipe, each wafer  
(110) having at least a first layer and a second layer formed over the first layer;

a first metrology tool (120) adapted to measure a pre-etch thickness of the second layer; and

a process controller (150) adapted to determine an etch selectivity parameter based on the measured  
pre-etch thickness of the second layer and modify the operating recipe of the etch tool (130)  
based on the etch selectivity parameter.

7. The processing line (100) of claim 6, wherein the first metrology tool (120) is further adapted  
to measure the pre-etch thickness of the first layer, and the process controller (150) is adapted to determine the  
etch selectivity parameter based on the measured pre-etch thickness of the first layer.

8. The processing line (100) of claim 6, wherein the etch tool (130) is adapted to etch at least the  
second layer based on the operating recipe.





9. The processing line (100) of claim 6, wherein the etch selectivity parameter comprises at least one of a temperature, a pressure, and a ratio of the concentrations of two reactive gases.


10. The processing line (100) of claim 8, wherein the etch tool (130) is adapted to etch at least a portion of the first layer based on the operating recipe, the processing line (100) further comprises a second metrology tool (140) adapted to measure the thickness of a remaining portion of the first layer, and the process controller (150) is adapted to compare the measured thickness of the remaining portion to a target thickness and modify the operating recipe of the etch tool (130) based on a difference between the measured thickness of the remaining portion and the target thickness.

10

1 / 2

**Figure 1****Figure 2**

2 / 2

**Figure 3**

**THIS PAGE BLANK (USPTO)**

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
22 August 2002 (22.08.2002)

PCT

(10) International Publication Number  
**WO 02/065511 A3**

(51) International Patent Classification<sup>7</sup>: **H01L 21/66**

(21) International Application Number: PCT/US02/02235

(22) International Filing Date: 25 January 2002 (25.01.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:  
09/783,423 14 February 2001 (14.02.2001) US

(71) Applicant: **ADVANCED MICRO DEVICES, INC.**  
[US/US]; One AMD Place, Mail Stop 68, Sunnyvale, CA  
94088-3453 (US).

(72) Inventors: **LANSFORD, Jeremy, S.**; 6103 Abilene Trail,  
Austin, TX 78749 (US). **FAULK, Laura**; 6103 Abilene  
Trail, Austin, TX 78749 (US).

(74) Agent: **DRAKE, Paul, S.**; Advanced Micro Devices, Inc.,  
5204 East Ben White Boulevard, Mail Stop 562, Austin,  
TX 78741 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,  
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,  
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,  
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,  
MX, MZ, NO, NZ, PH, PL, PT, RO, RU, SD, SE, SG, SI,  
SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA,  
ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),  
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),  
European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR,  
GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent  
(BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR,  
NE, SN, TD, TG).

**Published:**

- with international search report
- before the expiration of the time limit for amending the  
claims and to be republished in the event of receipt of  
amendments

[Continued on next page]

(54) Title: METHOD AND APPARATUS FOR CONTROLLING ETCH SELECTIVITY



(57) Abstract: A method for controlling an etch process comprises providing a wafer having at least a first layer and a second layer formed over the first layer. The thickness of the second layer is measured. An etch selectivity parameter is determined based on the measured thickness of the second layer. An operating recipe of an etch tool (130) is modified based on the etch selectivity parameter. A processing line (100) includes an etch tool (130), a first metrology tool (120), and a process controller (150). The etch tool (130) is adapted to etch a plurality of wafers (110) based on an operating recipe, each wafer (110) having at least a first layer and a second layer formed over the first layer. The first metrology tool (120) is adapted to measure a pre-etch thickness of the second layer. The process controller (150) is adapted to determine an etch selectivity parameter based on the measured pre-etch thickness of the second layer and modify the operating recipe of the etch tool (130) based on the etch selectivity parameter.

WO 02/065511 A3



(88) Date of publication of the international search report:  
20 March 2003

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

## INTERNATIONAL SEARCH REPORT

tional Application No

PCT/US 02/02235

A. CLASSIFICATION OF SUBJECT MATTER  
IPC 7 H01L21/66

According to International Patent Classification (IPC) or to both national classification and IPC

## B. FIELDS SEARCHED

Minimum documentation searched (classification system followed by classification symbols)  
IPC 7 H01L

Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched

Electronic data base consulted during the international search (name of data base and, where practical, search terms used)

EPO-Internal, WPI Data, PAJ

## C. DOCUMENTS CONSIDERED TO BE RELEVANT

Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 372 673 A (STAGER CHARLES W ET AL) 13 December 1994 (1994-12-13) column 11.-column 12; figure 17	1-10
X	US 6 133 132 A (BEHNKE JOHN R ET AL) 17 October 2000 (2000-10-17) the whole document	1,3,6-10
A	WO 00 79355 A (SEMY ENGINEERING INC) 28 December 2000 (2000-12-28) page 33 -page 34	1-10



Further documents are listed in the continuation of box C.



Patent family members are listed in annex.

\* Special categories of cited documents :

- \*A\* document defining the general state of the art which is not considered to be of particular relevance
- \*E\* earlier document but published on or after the international filing date
- \*L\* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)
- \*O\* document referring to an oral disclosure, use, exhibition or other means
- \*P\* document published prior to the international filing date but later than the priority date claimed

\*T\* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention

\*X\* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone

\*Y\* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art.

\* & \* document member of the same patent family

Date of the actual completion of the international search

8 January 2003

Date of mailing of the international search report

16/01/2003

Name and mailing address of the ISA

European Patent Office, P.B. 5818 Patentlaan 2  
NL - 2280 HV Rijswijk  
Tel. (+31-70) 340-2040, Tx. 31 651 epo nl,  
Fax: (+31-70) 340-3016

Authorized officer

Szarowski, A

# INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/US 02/02235

Patent document cited in search report		Publication date		Patent family member(s)	Publication date
US 5372673	A	13-12-1994	JP	7335613 A	22-12-1995
US 6133132	A	17-10-2000	US	6409879 B1	25-06-2002
WO 0079355	A	28-12-2000	AU	5881700 A	09-01-2001
			CN	1371489 T	25-09-2002
			EP	1200885 A1	02-05-2002
			WO	0079355 A1	28-12-2000